

**What is claimed is:**

**[Claim 1]** 1. A manufacturing method of a thin film transistor (TFT), comprising:

forming a gate over a substrate;  
forming an inter-gate dielectric layer over the substrate covering the gate;  
forming a channel layer over a portion of the inter-gate dielectric layer at least over the gate, wherein the channel layer comprises a lightly doped amorphous silicon layer; and  
forming source/drain regions over the channel layer, wherein the source/drain regions are separated by a distance.

**[Claim 2]** 2. The manufacturing method of claim 1, wherein the channel layer comprises an N-type lightly doped amorphous silicon layer.

**[Claim 3]** 3. The manufacturing method of claim 1, wherein the channel layer comprises a P-type lightly doped amorphous silicon layer.

**[Claim 4]** 4. The manufacturing method of claim 1, wherein the channel layer is doped with phosphorous atoms, and a concentration of phosphorous atoms is in a range of about  $1 \times 10^{17}$  atom/cm<sup>3</sup> to about  $1 \times 10^{18}$  atom/cm<sup>3</sup>.

**[Claim 5]** 5. The manufacturing method of claim 1, wherein the channel layer is doped with boron atoms, and a concentration of boron atoms is in a range of about  $1 \times 10^{16}$  atom/cm<sup>3</sup> to about  $5 \times 10^{17}$  atom/cm<sup>3</sup>.

**[Claim 6]** 6. The manufacturing method of claim 1, wherein the step of forming the channel layer comprises performing a chemical vapor deposition (CVD) process using a reaction gas mixture comprising silane (SiH<sub>4</sub>), hydrogen (H<sub>2</sub>) and phosphine (PH<sub>3</sub>), wherein a effective content ratio of the phosphine (PH<sub>3</sub>) is in a range of about  $2.8 \times 10^{-7}$  to about  $8 \times 10^{-6}$ , and wherein the effective content ratio of the phosphine (PH<sub>3</sub>) is equal to the ratio of the content of phosphine (PH<sub>3</sub>) to the total content of silane (SiH<sub>4</sub>), hydrogen (H<sub>2</sub>) and phosphine (PH<sub>3</sub>).

[Claim 7] 7. The manufacturing method of claim 1, wherein the step of forming the channel layer comprises performing a chemical vapor deposition (CVD) process using a reaction gas mixture comprising silane ( $\text{SiH}_4$ ), hydrogen ( $\text{H}_2$ ) and boroethane ( $\text{B}_2\text{H}_6$ ), wherein a effective content ratio of the boroethane ( $\text{B}_2\text{H}_6$ ) is in a range of about  $5\text{E}-7$  to about  $1\text{E}-5$ , and wherein the effective content ratio of the boroethane ( $\text{B}_2\text{H}_6$ ) is equal to the ratio of the content of boroethane ( $\text{B}_2\text{H}_6$ ) to the total content of silane ( $\text{SiH}_4$ ), hydrogen ( $\text{H}_2$ ) and boroethane ( $\text{B}_2\text{H}_6$ ).

[Claim 8] 8. The manufacturing method of claim 1, wherein the step of forming the channel layer comprises:

forming a first lightly doped sub-amorphous silicon layer over the portion of the inter-gate dielectric layer at a first deposition rate; and

forming a second lightly doped sub-amorphous silicon layer over the first lightly doped sub-amorphous silicon layer at a second deposition rate, wherein the first deposition rate is lower than the second deposition rate.

[Claim 9] 9. The manufacturing method of claim 1, further comprising a step of forming an ohmic contact layer over the channel layer between the step of forming the channel layer and the step of forming the source/drain regions.

[Claim 10] 10. The manufacturing method of claim 1, further comprising a step of forming a protection layer over the substrate after the step of forming the source/drain regions covering the source/drain regions, the channel layer and the inter-gate dielectric layer.

[Claim 11] 11. A thin film transistor (TFT), comprising:

a substrate;

a gate, disposed over the substrate;

an inter-gate dielectric layer, disposed over the substrate covering the gate;

a channel layer, disposed over a portion of the inter-gate dielectric layer, at least over the gate, wherein the channel layer comprises a lightly doped amorphous silicon layer; and  
source/drain regions, disposed over the channel layer, wherein the source/drain regions are separated by a distance.

[Claim 12] 12. The thin film transistor (TFT) of claim 11, wherein the channel layer comprises an N-type lightly doped amorphous silicon layer.

[Claim 13] 13. The thin film transistor (TFT) of claim 11, wherein the channel layer comprises a P-type lightly doped amorphous silicon layer.

[Claim 14] 14. The thin film transistor (TFT) of claim 11, wherein the channel layer is doped with phosphorous atoms, and a concentration of phosphorous atoms is in a range of about  $1 \times 10^{17} \text{ atom/cm}^3$  to about  $1 \times 10^{18} \text{ atom/cm}^3$ .

[Claim 15] 15. The thin film transistor (TFT) of claim 11, wherein the channel layer is doped with boron atoms, and a concentration of boron atoms is in a range of about  $1 \times 10^{16} \text{ atom/cm}^3$  to about  $5 \times 10^{17} \text{ atom/cm}^3$ .

[Claim 16] 16. The thin film transistor (TFT) of claim 11, wherein the lightly doped amorphous silicon layer comprises:

a first lightly doped sub-amorphous silicon layer, disposed over a portion of the inter-gate dielectric layer; and

a second lightly doped sub-amorphous silicon layer, disposed over the first lightly doped sub-amorphous silicon layer, wherein the first lightly doped sub-amorphous silicon layer is formed at a first deposition rate, and the second lightly doped sub-amorphous silicon layer is formed at a second deposition rate higher than the first deposition rate.

[Claim 17] 17. The thin film transistor (TFT) of claim 11, further comprising an ohmic contact layer between the channel layer and the source/drain regions.

**[Claim 18]** 18. The thin film transistor (TFT) of claim 11, further comprising a protection layer over the substrate, wherein the protection layer covers the source/drain regions, the channel layer and the inter-gate dielectric layer.